

C L A I M S

What is claimed is:

- 1 1. An operational amplifier for use in a switched capacitor circuit, the operational amplifier
2 comprising:
3 a. a grounded source operational amplifier circuit; and
4 b. a dynamic current switching circuit coupled to the grounded source operational
5 amplifier circuit,
6 wherein the dynamic current switching circuit is configured to reduce power dissipation
7 in the operational amplifier circuit.
- 1 2. The operational amplifier according to claim 1, wherein the grounded source operational
2 amplifier circuit includes:
3 a. a main amplifier core circuit; and
4 b. a biasing circuit.
- 1 3. The operational amplifier according to claim 2, further comprising an upper gain
2 enhancement circuit including a first PMOS cascode, a second PMOS cascode and an
3 AUXP operational amplifier, wherein the upper gain enhancement circuit maintains an
4 upper gain bias voltage across a first PMOS current sources and a second PMOS current
5 source.
- 1 4. The operational amplifier according to claim 3, wherein the upper gain bias voltage is
2 500mV.
- 1 5. The operational amplifier according to claim 2, further comprising a lower gain
2 enhancement circuit including a first NMOS cascode, a second NMOS cascode and an
3 AUXN operational amplifier, wherein the lower gain enhancement circuit maintains a
4 lower gain bias voltage across a main input pair.
- 1 6. The operational amplifier according to claim 5, wherein the lower gain bias voltage is
2 400mV.

- 1 7. The operational amplifier according to claim 2, wherein the dynamic current switching
2 circuit includes:
- 3 a. a main mirror diode;
4 b. a main fixed current source;
5 c. a first current switch; and
6 d. a second current switch.
- 1 8. The operational amplifier according to claim 7, further comprising a first main leg and a
2 second main leg in a branch of the main amplifier core circuit, wherein the first main leg
3 and the second main leg are configured such that an input pair bias current and an output
4 pair bias current flow in the branch.
- 1 9. The operational amplifier according to claim 8, wherein when the operational amplifier
2 circuit is in a reset state, an input signal is high, and the second current switch directs a
3 reset current through its drain, thereby allowing none of the reset current to flow through
4 the main mirror diode and through each of the first main leg and the second main leg.
- 1 10. The operational amplifier according to claim 9, wherein the reset current flowing through
2 each of the first main leg and the second main leg is 250uA.
- 1 11. The operational amplifier according to claim 8, wherein when the operational amplifier
2 circuit is in an amplification state, the input signal is low, and the second current switch is
3 off, thereby allowing an amplification current to flow through the main mirrored diode,
4 the first current switch, the second current switch, and each of the first main leg and the
5 second main leg.
- 1 12. The operational amplifier according to claim 11, wherein the amplification current
2 flowing through each of the first main leg and the second main leg is 1.2mA.
- 1 13. The operational amplifier according to claim 2, wherein a common mode output voltage
2 is set to 1.5V.

1 14. The operational amplifier according to claim 2, wherein a common mode input voltage is
2 set to 1.1V.

1 15. An operational amplifier for use in a switched capacitor circuit, the operational amplifier
2 comprising:

3 a. a main amplifier core circuit including a first main leg and a second main leg in a
4 branch of the main amplifier core circuit, wherein the first main leg and the
5 second main leg are configured such that an input pair bias current and an output
6 pair bias current flow in the branch, further wherein the main amplifier core
7 circuit includes:

8 i. an upper gain enhancement circuit including a first PMOS cascode, a
9 second PMOS cascode and an AUXP operational amplifier, wherein the
10 upper gain enhancement circuit maintains an upper gain bias voltage
11 across a first PMOS current sources and a second PMOS current source;
12 and

13 ii. a lower gain enhancement circuit including a first NMOS cascode, a
14 second NMOS cascode and an AUXN operational amplifier, wherein the
15 lower gain enhancement circuit maintains a lower gain bias voltage across
16 a main input pair,

17 b. a biasing circuit; and

18 c. a dynamic current switching circuit coupled to the grounded source operational
19 amplifier circuit,

20 wherein the dynamic current switching circuit is configured to reduce power dissipation
21 in the operational amplifier circuit.

1 16. The operational amplifier according to claim 15, wherein the upper gain bias voltage is
2 500mV.

1 17. The operational amplifier according to claim 15, wherein the lower gain bias voltage is
2 400mV.

- 1 18. The operational amplifier according to claim 15, wherein the dynamic current switching
2 circuit includes:
3 a. a main mirror diode;
4 b. a main fixed current source;
5 c. a first current switch; and
6 d. a second current switch.
- 1 19. The operational amplifier according to claim 18, wherein when the operational amplifier
2 circuit is in a reset state, an input signal is high, and the second current switch directs a
3 reset current through its drain, thereby allowing none of the reset current to flow through
4 the main mirror diode and through each of the first main leg and the second main leg.
- 1 20. The operational amplifier according to claim 19, wherein the reset current flowing
2 through each of the first main leg and the second main leg is 250uA.
- 1 21. The operational amplifier according to claim 18, wherein when the operational amplifier
2 circuit is in an amplification state, the input signal is low, and the second current switch is
3 off, thereby allowing an amplification current to flow through the main mirrored diode,
4 the first current switch, the second current switch, and each of the first main leg and the
5 second main leg.
- 1 22. The operational amplifier according to claim 21, wherein the amplification current
2 flowing through each of the first main leg and the second main leg is 1.2mA.
- 1 23. The operational amplifier according to claim 15, wherein a common mode output voltage
2 is set to 1.5V.
- 1 24. The operational amplifier according to claim 15, wherein a common mode input voltage
2 is set to 1.1V.

- 1 25. An operational amplifier for use in a switched capacitor circuit, the operational amplifier
2 comprising:
- 3 a. a main amplifier core circuit including a first main leg and a second main leg in a
4 branch of the main amplifier core circuit;
- 5 b. a biasing circuit; and
- 6 c. a dynamic current switching circuit coupled to the grounded source operational
7 amplifier circuit,
- 8 wherein the dynamic current switching circuit is configured to reduce power dissipation
9 in the operational amplifier circuit.
- 1 26. The operational amplifier according to claim 25, wherein the main amplifier core circuit
2 includes an upper gain enhancement circuit including a first PMOS cascode, a second
3 PMOS cascode and an AUXP operational amplifier, further wherein the upper gain
4 enhancement circuit maintains an upper gain bias voltage across a first PMOS current
5 sources and a second PMOS current source.
- 1 27. The operational amplifier according to claim 25, wherein the main amplifier core circuit
2 includes a lower gain enhancement circuit including a first NMOS cascode, a second
3 NMOS cascode and an AUXN operational amplifier, further wherein the lower gain
4 enhancement circuit maintains a lower gain bias voltage across a main input pair.
- 1 28. The operational amplifier according to claim 25, wherein the upper gain bias voltage is
2 500mV.
- 1 29. The operational amplifier according to claim 25, wherein the lower gain bias voltage is
2 400mV.
- 1 30. The operational amplifier according to claim 25, wherein the dynamic current switching
2 circuit includes:
- 3 a. a main mirror diode;
- 4 b. a main fixed current source;
- 5 c. a first current switch; and
- 6 d. a second current switch.

- 1 31. The operational amplifier according to claim 30, wherein when the operational amplifier
2 circuit is in a reset state, an input signal is high, and the second current switch directs a
3 reset current through its drain, thereby allowing none of the reset current to flow through
4 the main mirror diode and through each of the first main leg and the second main leg.
- 1 32. The operational amplifier according to claim 31, wherein the reset current flowing
2 through each of the first main leg and the second main leg is 250uA.
- 1 33. The operational amplifier according to claim 30, wherein when the operational amplifier
2 circuit is in an amplification state, the input signal is low, and the second current switch is
3 off, thereby allowing an amplification current to flow through the main mirrored diode,
4 the first current switch, the second current switch, and each of the first main leg and the
5 second main leg.
- 1 34. The operational amplifier according to claim 33, wherein the amplification current
2 flowing through each of the first main leg and the second main leg is 1.2mA.
- 1 35. The operational amplifier according to claim 25, wherein a common mode output voltage
2 is set to 1.5V.
- 1 36. The operational amplifier according to claim 25, wherein a common mode input voltage
2 is set to 1.1V.
- 1 37. A method of processing a signal in an operational amplifier, the method comprising:
2 a. amplifying the signal with a main amplifier core circuit, the main amplifier core
3 circuit including a first main leg and a second main leg in a branch of the main
4 amplifier core circuit;
5 b. biasing the signal with a biasing circuit; and
6 c. reducing power dissipation with a dynamic current switching circuit coupled to
7 the grounded source operational amplifier circuit.

- 1 38. The method according to claim 37, wherein the main amplifier core circuit includes an
2 upper gain enhancement circuit including a first PMOS cascode, a second PMOS cascode
3 and an AUXP operational amplifier, further wherein the upper gain enhancement circuit
4 maintains an upper gain bias voltage across a first PMOS current sources and a second
5 PMOS current source.
- 1 39. The method according to claim 37, wherein the main amplifier core circuit includes a
2 lower gain enhancement circuit including a first NMOS cascode, a second NMOS
3 cascode and an AUXN operational amplifier, further wherein the lower gain enhancement
4 circuit maintains a lower gain bias voltage across a main input pair.
- 1 40. The method according to claim 37, wherein the upper gain bias voltage is 500mV.
- 1 41. The method according to claim 37, wherein the lower gain bias voltage is 400mV.
- 1 42. The method according to claim 37, wherein the dynamic current switching circuit
2 includes:
3 a. a main mirror diode;
4 b. a main fixed current source;
5 c. a first current switch; and
6 d. a second current switch.
- 1 43. The method according to claim 42, wherein when the operational amplifier circuit is in a
2 reset state, an input signal is high, and the second current switch directs a reset current
3 through its drain, thereby allowing none of the reset current to flow through the main
4 mirror diode and through each of the first main leg and the second main leg.
- 1 44. The method according to claim 43, wherein the reset current flowing through each of the
2 first main leg and the second main leg is 250uA.
- 1 45. The method according to claim 42, wherein when the operational amplifier circuit is in an
2 amplification state, the input signal is low, and the second current switch is off, thereby
3 allowing an amplification current to flow through the main mirrored diode, the first

- 4 current switch, the second current switch, and each of the first main leg and the second
5 main leg.
- 1 46. The method according to claim 45, wherein the amplification current flowing through
2 each of the first main leg and the second main leg is 1.2mA.
- 1 47. The method according to claim 37, wherein a common mode output voltage is set to
2 1.5V.
- 1 48. The method according to claim 37, wherein a common mode input voltage is set to 1.1V.